F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.5. Avalon® Memory Mapped Interface Options

Figure 65.  Avalon® Memory Mapped Interface Options Tab in Parameter Editor
Table 35.   Avalon® Memory Mapped Interface Parameters
Parameter Values Description
Enable datapath Avalon® Interface On/Off

Enables or disables the datapath Avalon® Interface. Default value is Off.

Enable Direct PHY soft CSR On/Off

Enables or disables the soft CSR feature. Default value is Off.

Enable readdatavalid port on datapath Avalon® interface On/Off

Off specifies no readdatavalid port, waitrequest low indicates data valid.

On specifies readdatavalid port indicates data valid. Default value is Off.

Enable separate datapath Avalon® interface per fracture On/Off

Off specifies shared interface.

On specifies split interface, if multiple interfaces available with selected targets. Default value is Off.

Enable Debug Endpoint on datapath Avalon® interface On/Off When On, the F-Tile PMA/FEC Direct PHY Intel® FPGA IP includes an embedded Debug Endpoint that internally connects Avalon® memory-mapped agent interface. The Debug Endpoint can access the reconfiguration space of the FEC and the PMA interface block. The IP can perform certain tests and debug functions through JTAG using the System Console. This option may require that you include a jtag_debug link in the system. Default value is Off.
Enable PMA Avalon® interface On/Off Enables or disables the PMA Avalon® interface. Default value is Off.
Enable readdatavalid port on PMA Avalon® interface On/Off

Off specifies no readdatavalid port, waitrequest low indicates data valid.

On specifies port readdatavalid indicates data valid. Default value is Off.

Enable separate PMA Avalon® interface per PMA On/Off

Off specifies shared interface.

On specifies split interface if there are multiple PMA in a system.

Enable Debug Endpoint on PMA Avalon® interface On/Off When enabled, the direct PHY IP includes an embedded Debug Endpoint that internally connects to the Avalon® memory-mapped agent interface. The Debug Endpoint can access the reconfiguration space of the PMA. It can perform certain test and debug functions via JTAG using the System Console. This option may require that you include a jtag_debug link in the system. Default value is Off.