F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.3. F-Tile Clocking and Datapath Tool

The F-Tile Clocking and Datapath Tool helps you to configure the F-Tile PMA/FEC Direct PHY Intel® FPGA IP and displays the following:
  • TX and RX datapath of one configuration at a time.
  • Selection of parameters that can affect clocking.
  • Single vs multiple streams based on chosen configuration.
  • Parameters such as FEC type, clocking scheme, PMA width, and core and interface FIFO.
The excel based F-Tile Clocking and Datapath Tool is available for download at F-Tile Clocking and Datapath Tool. A screenshot of the tool is shown in the following figure.
Figure 115. F-Tile Clocking and Datapath Tool
Note: The number of streams and PMA lanes change according to the configuration chosen in the tool.

Did you find the information on this page useful?

Characters remaining:

Feedback Message