F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.10. Clock Networks

F-tile has two types of clock network: reference and datapath.

  • The reference clock network connects the physical reference clock pins from the device to the PMA. There are two types of reference clock networks:
    • FHT reference clock network for FHT PMAs
    • FGT and system PLL reference clock network for FGT PMAs and system PLLs
  • The datapath clock network is accessible by all enabled digital blocks and is driven by a clock from either the PMA or one of three system PLLs.
Figure 8. Clock Network

Refer to Clock Architecture and F-Tile Clocking Tool for details.

Did you find the information on this page useful?

Characters remaining:

Feedback Message