F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: dzg1628543493822

Ixiasoft

Document Table of Contents

3.14.2.1.1. Direct Register Method Example

The following example demonstrates the direct register method to configure the TX equalizer co-efficients.
  • Write the TX equalizer pre-cursor 2 register (0x47830[18:16]) with valid value.
  • Write the TX equalizer pre-cursor 1 register (0x47830[4:0]) with valid value.
  • Write the TX equalizer main cursor register (0x47830[15:10]) with valid value.
  • Write the TX equalizer post-cursor 1 register (0x47830[9:5]) with valid value.