6. F-tile PMA/FEC Direct PHY Design Implementation
This chapter describes the IP parameterization, PHY IP connections, simulation, and tile placement planning for a F-tile PMA/FEC Direct PHY design. The design implements two 25.78125 Gbps NRZ PMA Direct FGT lanes, with a throughput of 51.5625 Gbps, and with system PLL datapath clocking mode.
Did you find the information on this page useful?