L-tile and H-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide

ID 683667
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

7.1.3. PCI Express Capability Structures

The layout of the most basic Capability Structures are provided below. Refer to the PCI Express Base Specification for more information about these registers.
Figure 51. Power Management Capability Structure - Byte Address Offsets and Layout
Figure 52. MSI Capability Structure
Figure 53. PCI Express Capability Structure - Byte Address Offsets and LayoutIn the following table showing the PCI Express Capability Structure, registers that are not applicable to a device are reserved.
Figure 54. MSI-X Capability Structure
Figure 55. PCI Express AER Extended Capability Structure
Note: Refer to the Advanced Error Reporting Capability section for more details about the PCI Express AER Extended Capability Structure.