L-tile and H-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide

ID 683667
Date 9/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

7.1.4.1. Intel Defined Vendor Specific Header

Table 55.   Intel defined Vendor Specific Header - 0xB84

Bits

Register Description

Default Value

Access

[31:20] VSEC Length. Total length of this structure in bytes. 0x5C RO

[19:16]

VSEC. User configurable VSEC revision. Not available

RO

[15:0]

VSEC ID. User configurable VSEC ID. You should change this ID to your Vendor ID. 0x1172

RO