Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.3. Serializer

The serializer consists of two sets of registers.

The first set of registers captures the parallel data from the core using the LVDS fast clock. The load_enable clock is provided alongside the LVDS fast clock, to enable these capture registers once in each coreclock period.

After the data is captured, it is loaded into a shift register that shifts the LSB towards the MSB at one bit per fast clock cycle. The MSB of the shift register feeds the LVDS output buffer. Therefore, higher order bits precede lower order bits in the output bitstream.

Figure 55.  LVDS SERDES x8 Serializer Bit PositionThis figure shows the waveform specific to the serialization factor of eight.
Table 68.  LVDS SERDES Serializer Signals
Signal Description
tx_in[7:0]

Data for serialization

(Supported serialization factors: 3–10)

fast_clock Clock for the transmitter
load_enable Enable signal for serialization
tx_out LVDS output data stream

Did you find the information on this page useful?

Characters remaining:

Feedback Message