Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: gfq1550714478945
Ixiasoft
Visible to Intel only — GUID: gfq1550714478945
Ixiasoft
3.1.1. Single-Ended I/O Standard OCT Termination
The OCT calibration circuit uses the impedance of the external resistor that is connected to the RZQ pin as reference. The impedance of the I/O buffer is continuously altered until the target impedance is achieved during OCT calibration. The targeted impedance is achieved when the impedance of I/O buffer reaches a predetermined ratio to the reference resistance.
Direction | OCT Schemes |
---|---|
Output | RS OCT with calibration |
RS OCT without calibration | |
Input | RT OCT with calibration |
Bidirectional | Dynamic RS and RT OCT |