Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.18. GPIO Pins for Avalon-ST Configuration Scheme

Do not use I/O pins in bank 3A with pin index of 91,92,93,94, and 95 when using Avalon-ST configuration scheme. Leave these pins unconnected. Refer to the device pin-out files for more information about the locations of these pins.

Did you find the information on this page useful?

Characters remaining:

Feedback Message