Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.6. Special Pins Requirement

RZQ Pins

There are two RZQ pins per I/O bank. To use the RZQ pins for OCT calibration, connect a precision resistor with a ±1% tolerance to the pins. The RZQ pins are dual-purpose pins, and can be used as GPIO when OCT calibration is not used.

VREF Pins

A VREF voltage is required for all voltage referenced I/O standards. Intel® Agilex™ GPIO banks support internal and external VREF types. The external VREF pin is a dedicated pin that cannot be used as a GPIO pin. You must tie the pin to ground when it is not used. Each I/O lane must share the same VREF type (internal or external VREF ), and when external VREF is used, it must share the identical VREF voltage.

Did you find the information on this page useful?

Characters remaining:

Feedback Message