Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.9. Clocking Requirements

When planning your design clocking scheme, use the dedicated clock pins for I/O PLL reference clock or use as output clock for better jitter performance.

Did you find the information on this page useful?

Characters remaining:

Feedback Message