Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: uvz1572938299300
Ixiasoft
Visible to Intel only — GUID: uvz1572938299300
Ixiasoft
5.1.5. Simultaneous Switching Noise (SSN)
When considering the SSN impact in the design, use differential I/O standards and lower voltage I/O standards for high-switching I/O pins. Place clock and asynchronous control signals near ground signals and away from large switching buses.