Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.1.8. HPS Shared I/O Requirements

The HPS EMIF uses I/O pins located in the GPIO bank instead of HPS I/O bank. The 1.2 V VCCIO_PIO powers the GPIO bank instead of the 1.8 V VCCIO_HPS. Refer to the Intel® Agilex™ device pin-out for the location of the HPS shared GPIO pins.