Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide

ID 683780
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.2. Using GPIO Intel FPGA IP for I/O Implementation

The GPIO Intel FPGA IP includes features to support the device I/O blocks. You can use the Intel® Quartus® Prime parameter editor to configure the GPIO Intel FPGA IP.

Did you find the information on this page useful?

Characters remaining:

Feedback Message