Intel® Agilex™ General-Purpose I/O and LVDS SERDES User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: oiy1551316002716
Ixiasoft
Visible to Intel only — GUID: oiy1551316002716
Ixiasoft
4.4.3.1. Non-DPA Mode
The non-DPA mode disables the DPA and synchronizer blocks. Input serial data is registered at the rising edge of the serial fast_clock clock that is produced by the I/O PLLs.
The fast_clock clock that is generated by the I/O PLLs clocks the data realignment and deserializer blocks.