AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Public
Document Table of Contents

5.1.7. Design Guidelines for HPS Interfaces

This section outlines the design guidelines for HPS Interfaces such as EMAC, USB, SD/MMC, NAND, UART and I2C. For more detailed information about the peripherals in the HPS, please refer to the Intel® Agilex™ Hard Processor System Technical Reference Manual.

Did you find the information on this page useful?

Characters remaining:

Feedback Message