AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Public
Document Table of Contents

7.10.1.3. Memory Power Reduction

Table 101.  Memory Power Reduction Checklist
Number Done? Checklist Item
1   Reduce the number of memory clocking events.

Reduce the number of memory clocking events to reduce memory power consumption. You can use clock gating or the clock enable signals in the memory ports.

Did you find the information on this page useful?

Characters remaining:

Feedback Message