AN 886: Intel® Agilex™ Device Design Guidelines

Download
ID 683634
Date 8/26/2022
Public
Document Table of Contents

6.1.8.1. Device Power Cycling and Reconfiguration

Table 60.  Device Power Cycling and Reconfiguration Checklist
Number Done? Checklist Item
1   Consider designing your system to support power cycling the device to ensure error recovery under all reconfiguration circumstances.

Unlike previous FPGA devices that used state machines for controlling configuration, the Intel® Agilex™ devices use the triple-redundant processors in the SDM to control configuration. To ensure error recovery under all reconfiguration circumstances, Intel® recommends that you design your system to support power cycling the device if needed. In almost all use cases, asserting nCONFIG provides adequate error recovery, however, a power cycle may be required in rare instances. A power cycle completely re-initializes the device, samples MSEL, reads the fuses and runs the SDM BootROM code. Device power up and power down sequences must be followed during the power cycle.

Did you find the information on this page useful?

Characters remaining:

Feedback Message