AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Document Table of Contents Clock Power Management

Table 100.  Clock Power Management Checklist
Number Done? Checklist Item
1   Optimize the clock power management.

Clocks represent a significant portion of dynamic power consumption, because of their high switching activity and long paths. The Intel® Quartus® Prime software automatically optimizes clock routing power by enabling only the portions of a clock network that are required to feed downstream registers. You can also use clock control features to dynamically enable or disable the clock network. When a clock network is powered down, all the logic fed by that clock network does not toggle, thereby reducing the overall power consumption of the device.

To reduce LAB-wide clock power consumption without disabling the entire clock tree, use the LAB-wide clock enable signal to gate the LAB-wide clock. The Intel® Quartus® Prime software automatically promotes register-level clock enable signals to the LAB level.

Did you find the information on this page useful?

Characters remaining:

Feedback Message