AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Public
Document Table of Contents

5.2.2.5. PLL Feature Guidelines

Table 35.  PLL Feature Guidelines Checklist
Number Done? Checklist Item
1   Enable PLL features and check settings in the parameter editor.

Based on your system requirements, define the required clock frequencies for your FPGA design, and the input frequencies available to the FPGA. Use these specifications to determine your PLL scheme. Use the Intel® Quartus® Prime parameter editor to enter your settings in IOPLL Intel FPGA IP core, and check the results to verify whether particular features and input/output frequencies can be implemented in a particular PLL.

You can use I/O PLLs to reduce the number of oscillators required on the board, as well as to reduce the clock pins used in the FPGA by synthesizing multiple clock frequencies from a single reference clock source.

Intel® Agilex™ device PLLs are feature rich, and support advanced capabilities such as clock feedback modes, switchover, and dynamic phase shifting.

Did you find the information on this page useful?

Characters remaining:

Feedback Message