AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Dual Purpose Configuration Pins

Table 68.  Dual Purpose Configuration Pins Checklist
Number Done? Checklist Item
1   Plan the dual purpose pins that can function as configuration pins and user I/O pins.

The below configuration pins used for the Avalon® -ST ×16 and ×32 configuration schemes can optionally be used as user I/O pins after configuration has completed. Enable the pins to function as dual purpose pins in the Intel® Quartus® Prime software prior to compilation, if desired.

  • AVST_DATA[15:0]
  • AVST_DATA[31:16]—for Avalon® -ST ×32 configuration scheme