AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Public
Document Table of Contents

5.2.2.5.2. Clock Outputs

Table 37.  Clock Outputs Checklist
Number Done? Checklist Item
1   Check that the PLL offers the required number of clock outputs and use dedicated clock output pins.

You can connect clock outputs to dedicated clock output pins or dedicated clock networks. I/O PLL can connect to a clock network or a dedicated clock pin.

Did you find the information on this page useful?

Characters remaining:

Feedback Message