AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents IP Cores

Table 6.  IP Cores Checklist
Number Done? Checklist Item
1   Configure and evaluate IP cores by using the IP Parameter Editor that is part of Intel® Quartus® Prime Pro Edition.

Intel provides parameterizable IP cores that are optimized for Intel device architectures. You can save design time by using IP cores instead of coding your own logic. Additionally, the Intel-provided IP cores can offer more efficient logic synthesis and device implementation. You can scale the IP core’s size and set various options with parameters. IP cores include the library of parameterized modules (LPM) and Intel device-specific IP cores. You can also take advantage of Intel and third-party IP cores and reference designs to save design time. The Intel® Quartus® Prime IP catalog provides a user interface to customize IP cores. You should build or change IP core parameters using the parameter editor to ensure you set all ports and parameters correctly.

For more information, refer to Introduction to Intel® FPGA IP Cores.