18.104.22.168. Configuration Sources
The initial FPGA configuration and the HPS FSBL are part of the initial configuration bitstream, which can be obtained from several sources:
- Avalon® -ST Data Source: An external Avalon® -ST master provides the bitstream.
- JTAG Interface: An external JTAG master (usually driven by a host tool) provides the bitstream.
- SDM Flash: A flash device connected on SDM side provides the bitstream.
Did you find the information on this page useful?