5.1.6. HPS I/O Settings: Constraints and Drive Strengths
GUIDELINE: Ensure that you have correctly configured the I/O settings for the HPS Dedicated I/O.
The HPS pin location assignments are managed automatically when you generate the Platform Designer system containing the HPS. Likewise, timing and I/O constraints for the HPS EMIF interface are managed by the Intel® Agilex™ External Memory Interfaces for HPS IP. You must manage the following I/O constraints for the HPS Dedicated I/O using the Intel® Quartus® Prime software in the same way as for FPGA I/O: drive strength, weak pull-up enables, and termination settings. Any peripherals configured to use FPGA I/O must also be fully constrained, including pin locations, using the Intel® Quartus® Prime software.
Did you find the information on this page useful?