AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4. Simulation

If you decide to use RTL and gate-level design simulation, refer to the following documentation:
  • Intel® Quartus® Prime Pro Edition User Guide: Third Party Simulation
  • Simulation Quick-Start for ModelSim - Intel FPGA Edition: Intel® Quartus® Prime Pro Edition
  • Embedded Peripherals IP User Guide