AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.10.2. Intel® Quartus® Prime Power Optimization Techniques

Table 103.   Intel® Quartus® Prime Power Optimization Techniques Checklist
Number Done? Checklist Item
1   Review recommended design techniques and Intel® Quartus® Prime options to optimize power consumption.

The Intel® Quartus® Prime software offers power-optimized synthesis and fitting to reduce core dynamic power.

Optimizing your design for area also saves power because fewer logic blocks are used; therefore, there is typically less switching activity. Improving your design source code to optimize for performance can also reduce power usage. You can use the DSE and Power Optimization Advisor to provide additional suggestions to reduce power.