AN 886: Intel® Agilex™ Device Design Guidelines

ID 683634
Date 8/26/2022
Public
Document Table of Contents

5.1.7.1. Design Considerations for Selecting PHY Interfaces

The following PHY interfaces can be selected when configuring your system:
  • HPS EMAC PHY Interfaces
    • Reduced Media Independent Interface (RMII)
    • Reduced Gigabit Media Independent Interface (RGMII)
  • PHY Interfaces connected through FPGA I/O
    • GMII/MII
      • RMII—Using the MII-to-RMII Adapter
      • Serial Gigabit Media Independent Interface (SGMII)—Using the GMII-to-SGMII Adapter

    • Intel® Management Data Input/Output (MDIO)

Did you find the information on this page useful?

Characters remaining:

Feedback Message