External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.7.4.6. Vref Margining Tab

The Vref Margining tab sweeps different Vref-in and Vref-out settings. At each Vref value, calibration finds the margin on each pin.

You can choose to apply this margining tool to both or only one of the directions—Vref-in or Vref-out—using the checkboxes near the Run Vref Margining button. The tool reports the passing delay margins for each pin, at each Vref value, for each direction. The Pin ID corresponds to the DQ index on the interface (for example, Pin ID=0 refers to DQ0 on the memory interface).

Figure 184. Vref Margining Tab

The Vref Margining report can also be viewed in a graphical format. Refer to Viewing Reports Graphically in the Eye Viewer.

Did you find the information on this page useful?

Characters remaining:

Feedback Message