External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.8. Intel® Agilex™ EMIF Architecture: Clock Phase Alignment

In Intel® Agilex™ external memory interfaces, a global clock network clocks registers inside the FPGA core, and the PHY clock network clocks registers inside the FPGA periphery. Clock phase alignment circuitry employs negative feedback to dynamically adjust the phase of the core clock signal to match the phase of the PHY clock signal.

The clock phase alignment feature effectively eliminates the clock skew effect in all transfers between the core and the periphery, facilitating timing closure. All Intel® Agilex™ external memory interfaces employ clock phase alignment circuitry.

Figure 42. Clock Phase Alignment Illustration

Clock Phase Alignment Illustration

Figure 43. Effect of Clock Phase Alignment

Clock Phase Alignment Timing Diagrams

Did you find the information on this page useful?

Characters remaining:

Feedback Message