Stratix V Device Handbook: Volume 2: Transceivers

ID 683779
Date 2/15/2017
Document Table of Contents Using the coreclkin Ports

The tx_coreclkin and rx_coreclkin ports offer the flexibility to use the tx_clkout and rx_clkout from one channel to clock the TX and RX FIFOs multiple channels for source synchronous links or if the upstream transmitters are all clocked by the same clock source. The tx_coreclkin and rx_coreclkin ports require a zero ppm difference between the tx_clkout and rx_clkout ports, respectively, with a divided-by-50 input frequency.

Did you find the information on this page useful?

Characters remaining:

Feedback Message