Stratix V Device Handbook: Volume 2: Transceivers

ID 683779
Date 2/15/2017
Public
Document Table of Contents

1.2.7.3. ATX PLL Calibration

ATX PLL calibration optimizes the ATX PLL VCO settings for the desired output frequency. The reconfiguration controller IP must be instantiated for this calibration to run. The calibration occurs once automatically after device initialization. The calibration can be restarted via register accesses to the Reconfiguration controller if desired.

Both the ATX PLL and reconfiguration reference clocks must be valid and stable upon device power-up to ensure a successful power-up ATX PLL calibration and for its subsequent calibrations. The reference clocks must be stable and the ATX PLL cannot be in reset (pll_powerdown) when ATX PLL calibration is performed.

Did you find the information on this page useful?

Characters remaining:

Feedback Message