4.7.4. 10G PCS Configurations
To implement a Low Latency PHY link with the 10G PCS, instantiate the Low Latency PHY IP in the IP Catalog, under Transceiver PHY in the Interfaces menu. In the Low Latency GUI under the General tab, select 10G on the Datapath type field.
A Low Latency PHY IP core with the 10G PCS is available for 32-bit, 40-bit, 50-bit, 64-bit, or 66-bit PCS data width configurations.
The Quartus II software supports both non-bonded configuration and bonded configurations up to 32 lanes in the link when the 10G PCS in low latency datapath configuration is enabled. If you create multiple non-bonded channels with the 10G PCS in low latency mode, a common parallel clock (used in the bonded lane or channel configuration) is not generated by the central clock divider block. Each transmitter channel takes the high-speed clock, generated by the channel PLL, and locally divides it to generate the parallel clock.
Did you find the information on this page useful?