Stratix V Device Handbook: Volume 2: Transceivers

ID 683779
Date 11/23/2021
Public
Document Table of Contents

2.1.1.2. Dedicated refclk Pins Using the Reference Clock Network

Each dedicated refclk pin can drive any transmitter PLL on the same side of the device through the reference clock network. Designs using multiple transmitter PLLs that require the same reference clock frequency and are located along the same side of the device can share the same dedicated refclk pin.

Did you find the information on this page useful?

Characters remaining:

Feedback Message