Visible to Intel only — GUID: nik1409773802925
Ixiasoft
Visible to Intel only — GUID: nik1409773802925
Ixiasoft
1.2.8. PMA Reconfiguration
Modifying programmable values within transceiver buffers can be performed by a single reconfiguration controller for the entire FPGA, or multiple reconfiguration controllers if desired. Within each transceiver bank a maximum of two reconfiguration controllers is allowed; one for the three channels (triplet) in the upper-half of a bank, and one for the lower-half. This is due to a single Avalon-Memory Mapped (AVMM) slave interface per triplet Therefore, many triplets can be connected to a single reconfiguration controller, but only one reconfiguration controller can be connected to the three transceivers within any triplet.
Did you find the information on this page useful?
Feedback Message
Characters remaining: