Stratix V Device Handbook: Volume 2: Transceivers

ID 683779
Date 2/15/2017
Document Table of Contents Transmitter GT Channel Clocking

In a Stratix V GT transmitter channel the central clock divider block provides the serial and the parallel clocks to the serializer.
Figure 63. GT Channel Transmitter Clocking

In a Stratix V GT transmitter channel, the parallel clock is forwarded to the FPGA fabric to provide an interface between the FPGA fabric and the transceiver. All PCS functions, such as encoding and bit slipping, must be implemented in the FPGA core.

Did you find the information on this page useful?

Characters remaining:

Feedback Message