4.6.3. Channel PLL Feedback
To achieve deterministic latency through the transceiver, the reference clock to the channel PLL must be the same as the low-speed parallel clock. For example, if you need to implement a data rate of 1.2288 Gbps for the CPRI protocol, which places stringent requirements on the amount of latency variation, you must choose a reference clock of 122.88 MHz to allow the usage of a feedback path from the channel PLL. This feedback path reduces the variations in latency.
When you select this option, provide an input reference clock to the channel PLL that is of the same frequency as the low-speed parallel clock.
Did you find the information on this page useful?