220.127.116.11.1. Phase Compensation Mode
The low-speed parallel clock feeds the write clock; the FPGA fabric interface clock feeds the read clock. The clocks must have 0 ppm difference in frequency or a FIFO underrun or overflow condition may result.
The receiver phase compensation FIFO supports various clocking modes on the read and write clocks depending on the transceiver configuration.
Did you find the information on this page useful?