Visible to Intel only — GUID: nik1409773921922
Ixiasoft
Visible to Intel only — GUID: nik1409773921922
Ixiasoft
4.4.1. Transceiver Datapath Configuration
Transceiver Channel Datapath
The following figure shows the Stratix V transmitter and receiver channel datapath for PCIe Gen1/Gen2 configurations when using PIPE configuration with Gen3 disabled. In this configuration, the transceiver connects to a PIPE 2.0 compliant interface.
The following figure shows the Stratix V transmitter and receiver channel datapath for PCIe Gen1/Gen2/Gen3 configurations with a 32-bit PIPE 3.0-like interface and PCI Express Base Specification Version 3.0 is enabled.
Did you find the information on this page useful?
Feedback Message
Characters remaining: