P-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide

ID 683268
Date 7/14/2021
Public
Document Table of Contents

5.1. PCIe* Port Bifurcation and PHY Channel Mapping

Note: Port bifurcation for Gen3 x8, Gen4 x8 and Gen4 x4 will be available in a future release of Intel® Quartus® Prime.

The PCIe* controller IP contains a set of port bifurcation muxes to remap the four controller PIPE lane interfaces to the shared 16 PCIe* PHY lanes. The table below shows the relationship between PHY lanes and the port mapping.

Table 59.  Port Bifurcation and PHY Channel Mapping
Bifurcation Mode Port 0 (x16) Port 1 (x8) Port 2 (x4) Port 3 (x4)
1 x16 0 - 15 NA NA NA
2 x8 0 - 7 8 - 15 NA NA
4 x4 4 - 7 8 - 11 0 - 3 12 - 15
Note: For more details on the bifurcation modes, refer to the Architecture section in chapter 2.

Did you find the information on this page useful?

Characters remaining:

Feedback Message