P-tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide

ID 683268
Date 7/14/2021
Public
Document Table of Contents

4.3.1.3. Read Data Mover

The Read Data Mover has four user-visible interfaces:
  • One Avalon® -MM Write Master with sideband signals to write data to the Avalon® domain.
  • Two Avalon® -ST Sinks to receive descriptors. One acts as a queue for priority descriptors, and the other acts as a queue for normal descriptors.
  • One Avalon® -ST Source to report status.

Did you find the information on this page useful?

Characters remaining:

Feedback Message