PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 6/21/2022
Document Table of Contents Dynamic Reconfiguration Guidelines

The PHY Lite for Parallel Interfaces Intel® Agilex™ FPGA IP allows you to dynamically reconfigure the features of the interface. No traffic should occur during reconfiguration. Reframing is necessary, particularly in continuous strobe mode of operation. Intel recommends performing dynamic calibration for application with core clock frequency of more than 533 MHz and/or using ×36 DQS trees. This section provides the general guidelines for calibrating Intel® Agilex™ I/O architecture.

Note: Follow the guidelines when generating your own dynamic reconfiguration controller.

Did you find the information on this page useful?

Characters remaining:

Feedback Message