PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: yrl1599801428153
Ixiasoft
Visible to Intel only — GUID: yrl1599801428153
Ixiasoft
3.6.1.1.1. Generate the Hardware Design Example
The make_qii_design.tcl generates a synthesizable hardware design example along with a Quartus project, ready for compilation.
quartus_sh -t make_qii_design.tcl
To specify an exact device to use, run the following script:
quartus_sh -t make_qii_design.tcl [device_name]
This script generates a qii directory containing a project called ed_synth.qpf. You can open and compile this project with the Intel® Quartus® Prime software.