PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 6/21/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.6. Timing

The Intel® Quartus® Prime software generates the required timing constraints to analyze the timing of the PHY Lite for Parallel Interfaces IP on the all Intel FPGA devices.

Did you find the information on this page useful?

Characters remaining:

Feedback Message