PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 6/21/2022
Public
Document Table of Contents

4.5.6.2.5. <variation_name>_report_timing.tcl

The <variation_name>_report_timing.tcl file is a script that contains timing analysis flow and reports the timing slack for your variation. This script runs automatically during calibration (during static timing analysis) by sourcing the following files:
  • <variation_name>_ip_parameters.tcl
  • <variation_name>_parameters.tcl
  • <variation_name>_pin_map.tcl
  • <variation_name>_report_timing_core.tcl
You can also run <variation_name>_report_timing.tcl with the Report DDR function in the Timing Analyzer. This script runs for every instance of the same variation.
Note: You can only use the Report DDR function if you enable the dynamic reconfiguration feature.

Did you find the information on this page useful?

Characters remaining:

Feedback Message