PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 6/21/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Design Example without Dynamic Reconfiguration

When the Enable dynamic reconfiguration option is not selected, Intel® Quartus® Prime software generates a design example of PHY Lite for Parallel Interfaces IP without a dynamic reconfiguration module.

This design example consists of simulation and synthesis design files.