PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: uvo1600320713560
Ixiasoft
Visible to Intel only — GUID: uvo1600320713560
Ixiasoft
3.6.1.2. Dynamic Reconfiguration Design Examples
When you select the Use dynamic reconfiguration option and click Generate Example Design, Intel® Quartus® Prime software generates the dynamic reconfiguration with configuration control module design examples: