E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.9.11. Ethernet Adaptation Flow with Non-external AIB Clocking

This adaptation flow applies to single 10GE/25GE/100GE and multilane 10GE/25GE variants.

Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage sections in the E-tile Transceiver PHY User Guide for more details on the adaptation flow and how to get started.

This adaptation flow assumes a valid Ethernet traffic.

  1. Assert i_sl_tx_rst_n/i_tx_rst_n/soft_tx_rst and i_sl_rx_rst_n/i_rx_rst_n/soft_rx_rst signals.
  2. Trigger PMA analog reset. 18 19
  3. Reload PMA settings (call the PMA attribute sequencer) on all lanes.
  4. Apply control status registers (CSR) reset.
    1. For 100GE/25GE/10GE single instance, cycle control status registers (CSR) reset.
    2. For 25GE/10GE multilane instance, hold CSR reset on slave channels, cycle master channel CSR reset, then release CSR reset on slave channels as indicated in the below figure.
      Figure 33. Reset Sequence in 10G/25G Multilane Mode

  5. Deassert the i_sl_tx_rst_n/i_tx_rst_n/soft_tx_rst signal.
  6. If using a PMA configuration, load the PMA configuration using control status registers (CSR). This is loaded to the registers using PMA registers 0x200 to 0x203 20.
    1. Write 0x40143 = 0x80.
    2. Read 0x40144[0] until it changes to 1.
  7. Enable internal serial loopback 21 and run initial adaptation. Verify that the initial adaptation status is complete using interrupt code 0x0126 and data 0x0B00.
  8. Enable mission mode and disable internal serial loopback (skip this step if using internal serial loopback)21.
  9. Wait for valid data traffic on RX and then proceed to the next step.
  10. Run initial adaptation. Verify that the initial adaptation status is complete using interrupt code 0x0126 and data 0x0B00 (skip this step if using internal serial loopback).
  11. Run continuous adaptation 22.
  12. Deassert the i_sl_rx_rst_n/i_rx_rst_n/soft_rx_rst signal.
  13. Optional: Verify that the link status signal rx_aligned transitions high.
  14. Send packets.
18 Refer to PMA Analog Reset section in the E-tile Transceiver PHY User Guide.
19 This step also resets the transmit side. For scenarios where the transmit side should left untouched, the PMA analog reset should never be asserted. For such scenarios, refer to the Signal Detect Algorithm section in the E-tile Transceiver PHY User Guide.
20 Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage sections in the E-tile Transceiver PHY User Guide.
21 For how to enable and disable internal serial loopback, refer to 0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control section in the E-tile Transceiver PHY User Guide.
22 During the continuous adaptation, the link partner must keep sending the data. If link goes down, the entire sequence must be repeated.