E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 12/28/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.4.7. EHIP RX MAC Feature Configuration

Offset: 0x50B

EHIP RX MAC Feature Configuration Fields

Bit Name Description Access Reset
1 rxcrc_covers_preamble Enable CRC over preamble

0: RX CRC calculated over Ethernet Frame (default)

1: RX CRC calculated over frame plus preamble
  • At power-on, this register is set to 0
  • When i_csr_rst_n is asserted, this register is set to the value given by the module rxcrc_covers_preamble
RW 0x0
0 en_pp Enable RX Preamble Passthrough

1: Preamble-passthrough mode enabled - the preamble received with each packet is passed to you

0: RX preamble is not passed to you

RW 0x0